Via Facsimile
Listing of Claims:

This listing of claims replaces all prior versions and listings of claims in the application.

1. (currently amended) A method for forming an interlevel dielectric (ILD) layer with improved gap filling comprising the steps of:

providing a semiconductor substrate having closely spaced gate electrodes, wherein said closely spaced gate electrodes defining gaps therebetween;

forming sidewall spacers on said gate electrodes;

forming source/drain contact areas adjacent to said sidewall spacers;

forming a metal silicide layer on said gate electrodes and on said source/drain contact areas;

removing said sidewall spacers; and

forming said interlevel dielectric layer over and between said gate electrodes and filling gaps between said gate electrodes on said substrate, wherein said removal of the sidewall spacers result in an aspect ratio of said gaps of less than 1.5.

- (original) The method of claim 1, wherein said closely spaced gate electrodes are formed from a polysilicon layer deposited to a thickness of between about 1500 and 1800
   Angstroms.
- 3. (original) The method of claim 1, wherein said substrate includes lightly doped source and drain regions adjacent to said closely spaced gate electrodes and wherein said lightly doped source and drain regions are formed by ion implanting an N type dopant for N-channel devices and ion implanting a P type dopant for P-channel devices.

Via Facsimile

- 4. (previously amended) The method of claim 1, wherein said sidewall spacers are formed by depositing a conformal chemical-vapor deposited insulating layer and anisotropically etching back to said semiconductor substrate.
- 5. (original) The method of claim 1, wherein said source/drain contact areas are formed by ion implanting an N<sup>+</sup> type dopant for N-channel devices and ion implanting a P<sup>+</sup> type dopant for P-channel devices.
- 6. (original) The method of claim 1, wherein said metal silicide layer is formed on said gate electrodes and on said source/drain contact areas using a salicide process that uses a metal selected from the group that includes cobalt, nickel, and titanium.
- 7. (original) The method of claim 1, wherein said metal silicide layer is formed to a thickness of between about 250 and 400 Angstroms.
- 8. (currently amended) The method of claim 1, wherein said sidewall spacers are silicon nitride and are completely removed using a hot phosphoric acid solution (H<sub>3</sub>PO<sub>4</sub>) and result in an aspect ratio of said gaps of about 1.4.
- 9. (currently amended) The method of claim 1, wherein said sidewall spacers are silicon oxide, and are completely removed using in-situ plasma etching in a high-density plasma etcher and result in an aspect ratio of said gaps of about 1.4.
  - 10. (canceled)
- 11. (original) The method of claim 1, wherein said interlevel dielectric layer is a phosphorus-doped silicon oxide deposited by chemical-vapor deposition to a thickness of at least about 9500 Angstroms.